8-bit Proprietary Microcontrollers

CMOS

F²MC-8L MB89210 Series

MB89215/P215/PV210

DESCRIPTION

The MB89210 series is a one-chip microcontroller that features a compact instruction set and contains a range of peripheral functions including timers, a serial interface, A/D converters and external interrupts.

■ FEATURES


- F²MC-8L CPU core
- Maximum memory spaces : 64 Kbytes
- Minimum instruction execution time : 0.32 μs to 5.12 μs (at 12.5 MHz)
- Interrupt processing time : 2.88 µs to 46.08 µs (at 12.5 MHz)

: Max 22

- I/O port
- ----
- 21-bit time base timer 8-bit PWM timer
- 8-/16-bit capture timer/counter : 2 ch
- Watchdog timer
- 12-bit PPG timer

PACKAGE

(Continued)





(Continued)

- 10-bit A/D converter : 8 ch
- LIN-UART
- 8-bit serial I/O
- External Interrupt : 3 ch
- External or CR (built-in) oscillation clock, switchable
- Low power consumption modes (stop modes, sleep modes)
- Package : SSOP-30,MQFP-48
- CMOS technology

■ PRODUCT LINEUP

	Part number	MB89215	MB89P215	MB89PV210						
Para	ameter									
Туре	9	For mass products (Mask ROM product)	One-time product (for small-scale production)	Piggy back/ Evaluation product (for development)						
RON	I capacity	16 Kbyte (Built-in ROM)	16 Kbyte (Built-in PROM)	32 Kbyte (External EPROM)						
RAM	1 capacity	512byte	512byte	1.92Kbyte						
CPU	I functions	Number of basic instructions: 136Instruction bit length: 8 bitsInstruction length: 1 to 3 bytesData bit length: 1, 8, and 16 bitsMinimum instruction execution time: 0.32 µs to 5.12 µs (at 12.5 MHz)Interruption processing time: 2.88 µs to 46.08 µs (at 12.5 MHz)								
	Ports	General purpose I/O port $\times 2 \times 1$	21 (also usable as resources)	General purpose input port						
	21-bit time base timer	21 bits Interrupt cycle : at 10 MHz (0.82 ms,3.3 ms,26.2 ms,419.4 ms)								
	Watchdog timer	Reset generation cycle : at 10 MHz (Min 419.4 ms)								
	8-bit PWM timer	8-bit interval timer operation (supports square wave output, operating clock period : $0.4 \ \mu s$ to 25.6 $\ \mu s$) 8-bit resolution PWM operation (conversion period : 102.4 $\ \mu s$ to 26.84 $\ \mu s$)								
Inctions	8/16-bit capture timer counter	8-bit capture timer/counter \times 1 channel + 8-bit timer or 16-bit capture timer/counter \times 1 channel Capable of event count operation and square wave output using external clock input with 8-bit timer 0 or 16-bit counter								
Peripheral functions	LIN-UART	setting over 30,000 differen	synchronous transfer (with sta t baud rates using a 15-bit rel l, slave nodes, and LIN synch	oad counter						
Per	8-bit serial I/O	8-bit length, Selectable LSB first or MSB first Transfer clock (0.8 μs external, 0.8 μs, 3.2 μs, 12.8 μs internal)								
	12-bit PPG timer	Output requency : Selectab	le pulth width and cycle (Cycle	e : 1.6 μs to 419.3 ms)						
	External interrupt circuit	3-channel (interrupt vector, request flag, requesr output acceptance) Edge selectable (selectable rising, falling or both edge) Can be use for recovery from stop or sleep mode (edge detection also available in stop mode).								
	A/D converter	10-bit accurasy \times 8-channel A/D conversion function (conversion time : 15.2 μ s/10 MHz) Continuous activation by an 8-/16-bit timer/counter output or time base timer output capable.								
Stan	idby mode		Sleep mode and Stop mode							
Ope	rating voltage *	3.5 V to 5.5 V	3.5 V to 5.5 V	3.5 V to 5.5 V						
CR(I	built-in) oscillator	Yes	Yes	No						

*: The minimum operating voltage varies with the operating frequency, the function and the connected ICE.

Note : Unless otherwise stated, clock periods and conversion times are for 10 MHz operation with the internal clock operating at maximum speed.

■ PACKAGES AND CORRESPONDING PRODUCTS

Package	MB89215	MB89P215	MB89PV210		
FPT-30P-M02	0	0	× *		
MQP-48C-P02	×	×	0		
Power supply pins	Vcc,Vs	$Vcc, Vss \times 2, AVcc, AVss$			

O:Yes \times :No

* : Adapter for 48-pin to 30-pin conversion (manufactured by Sunhayato Corp.) Part number : 48QF-30SOP-8L Inquiry : Sunhayato Corp. TEL : (81)-3-3984-7791

FAX : (81)-3-3971-0535

E-mail : adapter@sunhayato.co.jp

■ DIFFERENCES AMONG PRODUCTS


1. Memory space

When this product is used in a piggy-back or other evaluation configuration, it is necessary to carefully confirm the differences between the model being used and the product it is evaluating.


2. Current Consumption

- On the MB89P210, the additional current consumed by the EPROM is added at the connecting socket on the back side.
- When operating at low speed, the current consumption in the one-time PROM or EPROM models is greater than on the mask ROM models. However, current consumption in sleep or stop modes is identical. However, in sleep/stop mode the current consumption is the same.

■ PIN ASSIGNMENT



(Continued)



N.C. : Internal connection only. Not for use.

■ PIN DESCRIPTIONS

Pin no.		D'	Circuit	F ound to a				
SSOP*1	MQFP*2	Pin name	type	Function				
10	4	X0	_	Connecting pins to crystal oscillator or other oscillator.				
9	5	X1	A	When using ecternal clock, input to X0 and X1 is left open.				
5	2	MODA	C/D*3	Input pins for memory access mode setting. Connect directly to Vss.				
6	3	RST	E	Reset I/O pin. This pin has pull-up resistance with N-ch open drain or hysteresis input. At an internal reset request, an "L" signal is output. An "L" level input initializes the internal circuits.				
27 to 30	25 to 28	P00/AN4 to P03/AN7	G	General purpose I/O port. Hysteresis input. These pins also functions as the analog input of A/D converter.				
1 to 3	46 to 48	P04/INT0 to P06/INT2		General purpose I/O port. These pins also functions as the external interrupt input. Hysteresis input.				
4	1	P07/EC0		General purpose I/O port. This pin also functions as external clock of 8-/16-bit capture timer/ counter 0 or capture input pin. Hysteresis input.				
13	10	P10/SCK		General purpose I/O port. This pin also functions as clock input/output pin of serial I/O. Hysteresis input.				
14	11	P11/SO		General purpose I/O port. This pin also functions as the data output pin of serial I/O. Hysteresis input.				
15	12	P12/SI	F	General purpose I/O port. This pin also functions as the data input pin of serial I/O. Hysteresis input.				
16	13	P13/TO0		General purpose I/O port. This pin also functions as the output pin of 8-/16-bit capture timer/ counter 0. Hysteresis input.				
17	14	P14/UCK/ EC1		General purpose I/O port. This pin also functions as the clock input/output pin of LIN-UART and the external clock of 8-/16-bit capture timer/counter 1 or capture input pin. Hysteresis input.				
18	15	P15/UO		General purpose I/O port. This pin also functions as the data output pin of LIN-UART. Hysteresis input				

*1 : FPT-30P-M02

*2 : MQP-48C-P02

*3 : Only MB89P215 is C.

(Continued)

Pin no.		D:	Circuit	F ormation				
SSOP*1	MQFP*2	Pin name	type	Function				
19	16	P16/UI	Н	General purpose I/O port. This pin also functions as the data input pin of LIN-UART. General port input is hysteresis and resource input is CMOS.				
20	17	P17/PPG	F	General purpose I/O port. This pin also functions as 12-bit PPG timer output. Hysteresis input.				
23 to 26	21 to 24	P20/AN0 to P23/AN3	G	General purpose I/O port. Shared for A/D converter analog input pin. Hysteresis input.				
11	8	P30/PWM/ TO1	F	General purpose I/O port. This pin also functions as the output pin of 8-bit PWM and 8-/16-bit capture timer/counter 1. Hysteresis input.				
12	9	P31	В	General purpose I/O port of CMOS type.				
21	7	Vcc		Power supply pin.				
8,22	6,43	Vss		Power supply pin (GND). Use the both pins at the same voltage level.				
	20	AVcc		A/D converter power supply pin. Apply potential under Vcc to this pin.				
	19	AVss		A/D converter power supply pin (GND). Use at the same voltage level as the V_{SS} supply.				
7		С		This is the power supply stabilization capacitor pin for MB89P215. Connect an external capacitor of 0.1 μ F. MB89215 is not internally connected. It is unnecessary to connect a capacitor.				
	18, — 29 to 42, N.C. — 44,45			Internal connect pin. Be sure this pin is left open.				


*1 : FPT-30P-M02

*2 : MQP-48C-P02


■ EXTERNAL EPROM PIN DESCRIPTION (MB89PV210 only)

Pin no.	Pin name	I/O	Function					
49	Vpp	0	"H" level output pin.					
50 51 52	A12 A7 A6							
53 54 55 58 59 60	A5 A4 A3 A2 A1 A0	0	Address output pin.					
61 62 63	01 02 03	I	Data input pin.					
64	Vss	0	Power supply pin (GND).					
65 66 67 68 69	O4 O5 O6 O7 O8	I	Data input pin.					
70	CE	0	Chip acceptance pin for ROM. Output "H" at standby.					
71	A10	0	Address output pin.					
73	OE	0	Output acceptance pin for ROM. Output "L" usually.					
75 76 77 78 79	A11 A9 A8 A13 A14	0	Address output pin.					
80	Vcc	0	Power supply pin for EPROM.					
56 57 72 74	N.C.		Internal connect pin. Must be left open.					

■ I/O CIRCUIT TYPE



(Continued)



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than the medium-and high-voltage pins or if voltage higher than the rating is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog input from exceeding the digital power supply (V_{CC}) when the analog system power supply is turned on and off.

To supply power, turn on the digital power supply (Vcc) and then the analog power supply (AVcc).

2. Treatment of Unused Input Pins

Leaving unused input teminals open may lead to permanent damage due to malfunction and latchup; pull up or pull down the terminals through the resistors of 2 k Ω or more.

Make the unused I/O terminal in a state of output and leave it open and if it is in an input state, handle it with the same procedure as the input terminals.

3. Treatment of N.C. Pins

Any pins marked "NC" (not connected) must be left open.

4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms.

5. Treatment of power supply pin

All Vss power suppluy pin must be use at the same voltage level.

Connect to be AVcc = Vcc, AVss = Vss even if the A/D converters are not in use in MB89PV210.

6. Notes on Using External Clock

When an external clock is used, oscillation stabilization time is required for even power-on reset and release from stop mode.

7. Notes on using the CR (internal) oscillator

To use the CR (internal) oscillator as the operating clock for the MB89215 or MB89P215, adjust the timer value and baud rate setting.

8. Program Execution in RAM

When the MB89PV210 is used with an emulation pod other than the MB2144-508, no program can be executed in RAM.

9. Operation check for evaluating the LIN-UART

When the MB89215 or MB89P215 uses the CR (internal) oscillator as the clock for the LIN-UART, the evaluation program (MB89PV210 [customized for external oscillation]) requires an operation check within a range of oscillation frequencies from 8.5 MHz to 11.5 MHz.

10. Handling reset pin

Reset pin must be inputted external reset.

11. Up/down conversion circuit stabilization waiting time


MB89210 series contains the following products and the operating characteristics vary with whether they contain the internal stepdown circuit.

Product name	Operating voltage *	Down conversion
MB89215	3.5 V to 5.5 V	not built-in
MB89P215	3.5 V to 5.5 V	built-in
MB89PV210	3.5 V to 5.5 V	not built-in

* : The minimum operating voltage varies with the operating frequency, the function and the connected ICE.

The same built-in resources are used for the above product types; operating sequences after the power-on reset are different depending on whether they have the internal voltages step-down circuit.

The operating sequences after the power-on reset with the different models will be described below.



As described above, CPU starts at delayed time with the product having the internal voltage step-down circuit compared with the product not having the internal voltage step-down circuit. This is because the time should be allowed for the stabilization time for voltage step-down circuit for normal operation.


Note : As the period of the oscillation is unstable immediately after oscillation starts, the listed oscillation stabilization delay times are guides only.

12. Treatment of analog input

The analog input also serves as a general-purpose input/output port. The A/D enable register is initialized at a reset. When the intermediate-level signal is input in port input mode (ADEN:ADEx = 0), an input leakage current flows to the gate. Set the corresponding pin to an analog input.

■ PROGRAMMING TO OTPROM ON THE MB89P215

1. Memory space



2. Programming to the OTPROM

To program to the OTPROM using an EPROM programmer AF220/AF210/AF120/AF110 (manufacturer : Yokogawa Digital Computer Corp.).

Inquiry : Yokogawa Digital Computer Corp. : TEL(81)-42-333-6224

Note : Programming to the OTPROM with MB89P215 is serial programming mode only.

3. Programming Adaptor for OTPROM

To program to the OTPROM using an EPROM programmer AF220/AF210/AF120/AF110, use the programming adapter (manufacturer : Sunhayato Corp.) listed below.

Adaptor socket : ROM3-FPT30M02-8L3

Inquiry : Sunhayato Corp. : TEL : (81)-3-3984-7791 FAX : (81)-3-3971-0535

E-mail : adapter@sunhayato.co.jp

4. Programming yields

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

■ EPROM WRITING TO PIGGY-BACK/EVALUATION CHIPS

1. EPROM model

MBM27C256A-20TVM

2. Writer adapter


For writing to EPROM using a ROM writer, use one of the writer adapters shown below (manufactured by Sunhayato).

Package	Adapter socket model
LCC-32	ROM-32LC-28DP-S
Inquiries should be addressed to Sunha	ayato Corp. : TEL : (81)-3-3984-7791

FAX : (81)-3-3971-0535 E-mail : adapter@sunhayato.co.jp

3. Memory space


Shown below the memory space in each mode.



4. Writing to EPROM

- (1) Set up the EPROM writer for the MBM27C256A.
- (2) Load program data on to the EPROM programmer at 0000_H to 7FFF_H.
- (3) Program 0000 ${\rm H}$ to 7FFF ${\rm H}$ with the EPROM programmer.


BLOCK DIAGRAM



CPU CORE

1. Memory space


The MB89210 series has 64 KB of memory space, containing all I/O, data areas, and program areas. The I/O area is located at the lowest addresses, with the data area placed immediately above. The data area can be partitioned into register areas, stack areas, or direct access areas depending on the application. The program area is located at the opposite end of memory, closest to the highest addresses, and the highest part of this area is assigned to the tables of interrupt and reset vectors and vector call instructions. The following diagram shows the structure of memory space in the MB89210 series.




2. Register

The MB89210 series has two types of registers; the registers dedicated to specific purposes in the CPU and the general-purpose registers. The dedicated registers are as follows:

Program counter (PC)	: 16-bit length, shows the locations where instructions are stored.
Accumulator (A)	: 16-bit length, a temporary memory register for calculation operations. In the case of an 8-bit data processing instruction, the lower one byte is used.
Temporary accumulator (T)	: 16-bit length, performs calculations with the accumulator. In the case of an 8-bit data processing instruction, the lower one byte is used.
Index register (IX)	: 16-bit length, a register for index modification.
Extra pointer (EP)	: 16-bit length, apointer indicating memory addresses.
Stack pointer (SP)	: 16-bit length, indicates stack areas.
Program status (PS)	: 16-bit length, contains register pointer and condition code.



The PS register can further be divided into the register bank pointer in the higher 8 bits (RP) and the condition code register in the lower 8 bits (CCR). (See the diagram below.)



The RP points to the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule shown next.

Rule for Conversion of Actual Addresses in the General-purpose Register Area																	
RP higher bits OP code lower bits																	
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	٦1	R0 I	o2	b1	b0	
	¥	¥	¥	¥	¥	¥	¥	+	¥	¥	¥	¥	¥	¥	¥	¥	
Generated address	A15	6 A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0	

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at the time of an interrupt.

H flag : Set to 1 if calculations result in carry operations from bit 3 to bit 4 or borrow operations from bit 4 to bit 3, otherwise set to 0.

The flag is for decimal adjustment instructions; do not use for other than additions and subtractions.

- I flag : This flag is set to 1 if interrupts are enabled, and 0 if interrupts are prohibited. The default value at reset is 0.
- IL1, 0 : Indicates the level of the interrupt currently enabled. An interrupt is processed only if its level is higher than the value this bit indicates.

IL1	IL0	Interrupt level	High-low
0	0	1	Higher
0	1		†
1	0	2	↓
1	1	3	Lower = no interruption

N flag : Set to 1 if the highest bit is 1 after a calculation, otherwise cleared to 0.

Z flag : Set to 1 if a calculation result is 0, otherwise cleared to 0.


- V flag : Set to 1 if a 2's complement overflow results during a calculation, otherwise cleared to 0.
- C flag : Set to 1 if a calculation results in a carry or borrow operation from bit 7, otherwise cleared to 0. This is also the shift-out value in a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit length, data storage registers

The general-purpose registers are 8 bits in length and located in the register banks in the memory. One bank contains eight registers and the MB89210 series allow a total of 16 banks to be used at maximum.

The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Register name	Register description	Read/write	Initial value						
0000н	PDR0	Port 0 data register	R/W	XXXXXXXX						
0001н	DDR0	Port 0 direction register	R/W	00000000						
0002н to 0006н	Access prohibited									
0007 н	SYCC	System clock control register	R/W	1 1 1 1 0 0						
0008н	STBC	Standby control register	R/W	00010						
0009н	WDTC	Watchdog timer control register	W	0 XXXX						
000Ан	TBTC	Time base timer control register	R/W	00000						
000Вн		Access prohibited								
000Сн	PDR1	Port 1 data register	R/W	XXXXXXXX						
000Dн	DDR1	Port 1 direction register	R/W	00000000						
000Е н	RSFR	Reset flag register	R	XXXX						
000 F н	PDR2	Port 2 data register	R/W	XXXX						
0010 н	DDR2	Port 2 direction register	R/W	0000						
0011 н		Access prohibited	- 1							
0012н	PDR3	Port 3 data register	R/W	XX						
0013 н	DDR3	Port 3 direction register	R/W	0						
0014 н	RCR21	12-bit PPG control register 1	R/W	00000000						
0015 н	RCR22	12-bit PPG control register 2	R/W	000000						
0016 н	RCR23	12-bit PPG control register 3	R/W	0-000000						
0017 н	RCR24	12-bit PPG control register 4	R/W	000000						
0018 н		Access prohibited	- 1							
0019 н	TCCR0	Capture control register 0	R/W	00000000						
001Ан	TCR10	Timer 1 control register 0	R/W	000-0000						
001Bн	TCR00	Timer 0 control register 0	R/W	00000000						
001Cн	TDR10	Timer 1 Data 0	R/W	XXXXXXXX						
001Dн	TDR00	Timer 0 Data 0	R/W	XXXXXXXX						
001Eн	TCPH0	Capture data register H 0	R	XXXXXXXX						
001Fн	TCPL0	Capture data register L 0	R	XXXXXXXX						
0020н	TCR20	Timer output control 0	R/W	00						
0021н		Access prohibited								
0022н	CNTR	PWM control register	R/W	0-000000						
0023н	COMR	PWM Compare register	W	XXXXXXXX						
0024н	EIC1	External interrupt control register 1 (edge)	R/W	00000000						
0025н	EIC2	External interrupt control register 2 (edge)	R/W	00000000						

(Continued)

Address	Register name	Register description	Read/write	Initial value		
0026н						
0027н		Access prohibited				
0028н	SCR	Serial control register	R/W	00000000		
0029н	USMR	LIN-UART serial mode register	R/W	00000000		
002Ан	SSR	Serial status register	R/W	00001000		
0000	RDR	Recieving data register	R	00000000		
002Вн	TDR	Sending data register	W	11111111		
002Сн	ESCR	Extended status control register	R/W	00000X00		
002Dн	ECCR	Extended communication control register	R/W	0000011		
002Eн	BGRH	Baud rate generator register H	R/W	-0000000		
002Fн	BGRL	Baud rate generator register L	R/W	00000000		
0030н	ADC1	A/D control register 1	R/W	00000000		
0031н	ADC2	A/D control register 2	R/W	0000001		
0032н	ADDH	A/D data register H	R/W	00000XX		
0033н	ADDL	A/D data register L	R/W	XXXXXXXX		
0034н	ADEN	A/D enable register	R/W	00000000		
0035н to 0038н		Access prohibited				
0039н	SMR	Serial mode register	R/W	00000000		
003Ан	SDR	Serial Data register	R/W	XXXXXXXX		
003Bн to 0040н		Access prohibited				
0041н	TCCR1	Capture control register 1	R/W	00000000		
0042н	TCR11	Timer 1 control register 1	R/W	000-0000		
0043н	TCR01	Timer 0 control register 1	R/W	00000000		
0044н	TDR11	Timer 1 Data register 1	R/W	XXXXXXXX		
0045н	TDR01	Timer 0 Data register 1	R/W	XXXXXXXX		
0046н	TCPH1	Capture status register H1	R	XXXXXXXX		
0047н	TCPL1	Capture status register L1	R	XXXXXXXX		
0048н	TCR21	Timer output control register 1	R/W	00		
0049н	TCSL	Capture input select register	R/W	0		
004Ан to 005Fн		Access prohibited				
0060н	XCRS*	External/CR(built-in)oscillation clock control register	R/W	00-00010		
0061н to 006Fн		Access prohibited		·		

(Continued)								
Address	Register name	Register description	Read/write	Initial value				
0070н	PUL0	Port 0 pull-up setting register	R/W	00000000				
0071н	PUL1	Port 1 pull-up setting register	R/W	00000000				
0072н	PUL2	Port 2 pull-up setting register	R/W	0000				
0073н	PUL3	Port 3 pull-up setting register	R/W	0				
0074н to 007Ан		Access prohibited						
007Bн	ILR1	Interrupt level setting register 1	W	11111111				
007Сн	ILR2	Interrupt level setting register 2	W	11111111				
007Dн	ILR3	Interrupt level setting register 3	W	11111111				
007Е н	ILR4	Interrupt level setting register 3	W	11111111				
007Fн		Access prohibited		·				

* : Only for MB89215, MB89P215

Description of write/read symbols :

- R/W : Read/write enabled
- R : Read only
- W : Write only

Description of initial values

- 0 : This bit initialized to "0".
- 1 : This bit initialized to "1".
- X : The initial value of this bit is undefined.
- : This bit is not defined.
- Note : If a bit manipulation instruction accesses the serial mode register (SMR), a write-only register, or a register containing a write-only bit, the bit focused on by the instruction is set to a prescribed value but a malfunction occurs when the other bits contains a write-only bit. Do not use bit manipulation instructions to access such registers.

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit	Remarks
Falameter	Symbol	Min	Max	Unit	Relliarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 6.0	V	
Input voltage	Vı	$V_{\text{SS}} - 0.3$	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	
Maximum clamp current		- 0.4	+ 0.4	mA	*
Maximum clamp total current	Σ		10	mA	*
"L" level output current	lo∟		10	mA	
"L" level average current	Iolav		4	mA	Average value (operating current × operating duty)
"L" level total output current	ΣΙοι		50	mA	
"H" level output current	Іон		- 10	mA	
"H" level average current	Іонач		- 4	mA	Average value (operating current × operating duty)
"H" level total output current	ΣІон		- 50	mA	
Power consumption	Pd		200	mW	
Storage temperature	Tstg	- 55	+ 150	°C	

*: • Applicable to pins : P00 to P07, P10 to P17, P20 to P23, P30 to P31

• Use within recommended operating conditions.


• Use at DC voltage (current) .

• The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.

- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.

(Continued)


(Continued)



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Symbol	Value		Unit	Remarks		
Faiameter	Symbol	Min	Max	Unit	Reindiks		
Power supply voltage	Vcc	3.5	5.5	V	Normal Operation Assurance Range (MB89215)		
		3.0	5.5	V	RAM status in stop mode		
Input "H" voltage	Vін	0.7 Vcc	Vcc + 0.3	V	P31,UI		
	Vihs	0.8 Vcc	Vcc + 0.3	V	MODA, <u>RST</u> , P00 to P07, P10 to P17,P20 to P23,P30, INT0 to INT2, EC0, EC1,SCK, SI, UCK		
	VIL	$V_{\text{SS}} - 0.3$	0.3 Vcc	V	P31,UI		
Input "L" voltage	Vi∟s	Vss - 0.3	0.2 Vcc	V	MODA, <u>RST</u> , P00 to P07, P10 to P17,P20 to P23,P30, INT0 to INT2, EC0, EC1,SCK, SI,UCK		
Operating temperature	Та	- 40	+ 105	°C			

2. Recommended Operating Conditions



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, FcH = 10 MHz (external clock), Ta = -40 °C to +105 °C)

Demonster			D'			Value			Describe
Parameter	Symbol	Pin name		Condition	Min	Тур	Мах	Unit	Remarks
	Vін	P31,	UI		0.7 Vcc		Vcc+0.3	V	
"H" level input voltage	Vінs	P00 P10 P20 INT0	DA, <u>RST,</u> to P07, to P17, to P23,P30, to INT2, EC0, ,SCK,SI, UCK		0.8 Vcc		Vcc+0.3	V	
	VIL	P31,	UI		Vss-0.3		0.3 Vcc	V	
"L" level input voltage	Vils	P00 P10 P20 INT0	DA, <u>RST,</u> to P07, to P17, to P23,P30,) to INT2, EC0, ,SCK,SI, UCK		Vss-0.3		0.2 Vcc	V	
"H" level output voltage	Vон	P10	to P07, to P17, to P23, P30	Vcc = 4.5V Іон = -4.0 mA	Vcc- 0.5	_		V	
"L" level output voltage	Vol	P10	to P07, to P17, to P23, P30,	Vcc = 4.5V IoL = 4.0 mA			0.4	V	
Input leak current	lu	P10 P20	to P07, to P17, to P23, P30, MODA	0.45 V < Vı < Vcc			± 5	μΑ	With pull-up resistance specified
Pullup resistance	Rpull	P10	to P07, to P17, to P23, P30,	VI = 0.0 V	25	50	100	kΩ	
			At normal	When A/D	—	8	12	mA	MB89215
	Le-		operating	convereter stops		6	9	mA	MB89P215
	Icc		(External clock, Max gear	When A/D		10	15	mA	MB89215
			speed)	convereter starts		8	12	mA	MB89P215
Power supply		Vcc	at sleep mode			4	6	mA	MB89215
current	Iccs		(External clock, Max gear speed)	When A/D convereter stops	_	3	5	mA	MB89P215
			At stop mode	When A/D			1	μΑ	MB89215
	Іссн		Ta = + 25 °C (External clock)	convereter stops			10	μA	MB89P215
Input capacitance	CIN	Othe Vss	er than Vcc and		—	5	15	pF	MB89P215

4. AC Characteristics

(1) Reset Timing


(Vss = 0.0 V, Ta = $-40 \degree C$ to $+105 \degree C$)

Parameter	Symbol	Condition	Value		Unit	Remarks			
Farameter	Symbol	Condition	Min	Max	Unit	Reindiks			
RST "L" level pulse width	tzlzh		48 t HCYL		ns				
Note : they : Oscillation clock one cycle time									
RST		- 0.2 Vcc		9.2 Vcc		-			

(2) Power-on reset

(Vss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Symbol	Symbol Condition		lue	Unit	Remarks
Farameter	Symbol	Condition	Min	Max	Onit	Itellia KS
Power on time	tR	_	—	50	ms	
Power shutoff time	toff		1		ms	For repeated operation




Note : The supply voltage must be set to minimum value required for operation within the prescribed default oscillation setting time.

(3) Clock Timing

(Vss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Farameter	Symbol	Condition	Min	Max	Unit		
Clock frequency	F сн-1		1	12.5	MHz		
Clock cycle time	t xcyL	Crystal or	80	1000	ns		
Input clock pulse width	twн tw∟	ceramic oscillation	20	_	ns		
Input clock rise, fall time	tcr tcf			10	ns		
Oscillation frequency	F сн-2	CR(built-in) oscillator	8.5	11.5	MHz		



(4) Instruction Cycle


(Vss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Symbol Value		Unit	Remarks	
Instruction cycle (instruction execution time)	t INST	4/Есн, 8/Есн, 16/Есн, 64/Есн	115	When operating at $F_{CH} = 10 \text{ MHz}$ tinst = 0.4 μ s (4/F _{CH})	

FCH: Oscillation frequency (Operating clock frequency after switching between external and CR (internal) oscillator clocks)

(5) Recommended Resonator Manufactures

• Sample application of ceramic resonator



Resonator manufacture	Resonator	Frequency (MHz)	C 1	C ₂	R
	CSTLS4M00G56-B0	4.00	built-in	built-in	680 Ω
	CSTCR4M00G55-R0	4.00	built-in	built-in	680 Ω
Murata Mfg. Co., Ltd.	CSTLS8M00G53-B0	8.00	built-in	built-in	
Mulata Mig. Co., Ltu.	CSTCC8M00G53-R0	8.00	built-in	built-in	
	CSTLS10M0G53-B0	10.00	built-in	built-in	
	CSTCC10M00G53-R0	10.00	built-in	built-in	


 Murata Electronics North America Inc : TEL +1-404-436-1300 inquiry :

Murata Europe Management GmbH : TEL +49-911-66870
 Murata Electronics Singapore (p/e) : TEL +65-758-4233

(6) Peripheral Input Timing

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, Ta = -40 °C to +105 °C)


Parameter	Symbol Pin name		Va	ue	Unit	Remarks			
Faialletei	Symbol		Min	Max	Onic	itema ka			
Peripheral input "H" pulse width	tı∟ıн	INT0 to INT2,	2 tinst*		μs				
Peripheral input "L" pulse width	tını∟	EC0, EC1	2 tinst*		μs				
*: For tinst see " (4) Instruction Cycle".									



(7) Serial I/O Timing

		()	$Vcc = 5.0 V \pm 1$	0%, Vss = 0	.0 V, Ta = -	40 °C 1	to +105 °C)
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Faiameter	Symbol	Finnanie	Condition	Min	Max	Unit	itema ka
Serial clock cycle time	tscyc	SCK		2 tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal clock operation	- 200	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SCK, SI		0.5 tinst*	_	μs	
$SCK \uparrow \to Valid \; SI \; hold \; time$	tsнix	SCK, SI		0.5 tinst*	_	μs	
Serial clock "H" pulse width	tshsl	SCK		tinst*	_	μs	
Serial clock "L" pulse width	t slsh	SCK	External	tinst*	_	μs	
$SCK \downarrow \to SO$ time	tslov	SCK, SO	clock	0	200	ns	
Valid SI \rightarrow SCK \uparrow	tıvsн	SCK, SI	operation	0.5 tinst*		μs	
$SCK \uparrow \to Valid SI hold time$	tshix	SCK, SI		0.5 tinst*	_	μs	

*: For tINST see "(4) Instruction Cycle".




(8) LIN-UART timing

Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
Farameter	Symbol	Fin name	Condition	Min	Мах	Unit	Noma No
Serial clock cycle time	t scyc	UCK		2 t імsт*	_	μs	
$UCK \downarrow \to UO \text{ time}$	t sLov	UCK, UO		- 200	200	ns	
Valid UI \rightarrow UCK \uparrow	t ivsh	UCK, UI	Internal clock operation	0		μs	
UCK $\uparrow \rightarrow$ Valid UI hold time	tsнix	UCK, UI		0.5 tinst*		μs	
$UCK \downarrow \rightarrow UO$ time	tslov	UCK, UO		- 200	200	ns	SCDE = 1
UCK (delay) $\downarrow \rightarrow$ UO time	t sc∟ĸ	UCK (delay), UO		- 0.5 t inst*		μs	SCDE = 1
$UCK \downarrow ightarrow UCK$ (delay) \downarrow	tsdel	UCK, UCK (de- lay)		0.5 tinst*		μs	SCDE = 1
Serial clock "H" pulse width	t shsl	UCK		1.5 tinst*		μs	
Serial clock "L" pulse width	ts∟sн	UCK	External	1.5 tinst*		μs	
$UCK \downarrow \rightarrow UO$ time	t slov	UCK, UO	clock operation	tinst*		μs	
Valid UI \rightarrow UCK \uparrow	t ivsh	UCK, UI		0		μs	
UCK $\uparrow \rightarrow$ Valid UI hold time	tsнix	UCK, UI		0.5 tinst*		μs	

(Vcc = 5.0 V ± 10%, Vss = 0.0 V, Ta = -40 °C to +105 °C)

*: For tINST see " (4) Instruction Cycle".



5. A/D Converter

(1) A/D converter electrical characteristics

(1)		$(V_{CC} = 5.0 \text{ V} + 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to} +105 ^{\circ}\text{C})$				
Parameter	Symbol	Value				Remarks
		Min	Тур	Max	Unit	Remarks
Resolution		_		10	bit	
Total error		- 5.0	—	+ 5.0	LSB	
Linearity error		- 3.0	—	+ 3.0	LSB	
Differential linear error	-	- 2.5		+ 2.5	LSB	
Zero transition voltage	Vот	Vss – 3.5 LSB	Vss + 0.5 LSB	Vss + 4.5 LSB	V	
Full-scale transition voltage	Vfst	Vcc - 6.5 LSB	Vcc – 1.5 LSB	Vcc + 2.0 LSB	V	
A/D mode conversion time				38 tinst*	μs	
Analog input current	IAIN			10	μΑ	
Analog input voltage range		0		Vcc	V	

* : For t_{INST} see " (4) Instruction Cycle" in "4. AC Characteristics".


(2) Definition of A/D Converter Terms

38


Resolution
 The level of analog variation that can be distinguished by the A/D converter.
 When the number of bits is 10, analog voltage can be divided into 2¹⁰ = 1024.

- Linear error (Unit : LSB) The deviation between the value along a straight line connecting the zero transition point("00 0000 0000" ← → "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" ← → "11 1111 1110"), compared with the actual conversion values obtained.
- Differential linear error (Unit : LSB) Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

• Total error (Unit : LSB) The difference between theoretical conversion value and actual conversion value.








(3) Precautionary Information of A/D conversion

• Input Impedance of Analog Input Pins

The A/D converter has a sample & hold circuit as shown below, which uses a sample-and-hold capacitor to obtain the voltage at the analog input pin for 16 instruction cycles following the start of A/D conversion. For this reason if the external circuits providing the analog input signal have high output impedance, the analog input voltage may not stabilize within the analog input sampling time. It is therefore recommended that the output impedance of external circuits be reduced to 4 k Ω or less.

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μ F for the analog input pin.



About errors

The smaller the absolute value $|V_{CC} - V_{SS}|$ is, the greater the relative error becomes.

■ MASK OPTIONS

No	Part number	MB89215	MB89P215	MB89PV210
	Specifying procedure	Setting disallowed		
1	Initial value* selection of internal clock oscillation stabilization wait time (at F _{CH} = 10 MHz) • 01 : 2 ¹⁴ /F _{CH} (Approx. 1.63ms) • 10 : 2 ¹⁷ /F _{CH} (Approx. 13.1ms) • 11 : 2 ¹⁸ /F _{CH} (Approx. 26.2ms)	2 ¹⁸ /Fch (Approx. 26.2 ms))
2	Power-on reset • Power-on reset ON • Power-on reset OFF	Yes		
3	Reset pin output Reset output ON Reset output OFF 		Yes	


FCH : Base oscillator


*: Initial value to which the oscillation setting time bit (sync: WT1, WT0) in the system clock control register is set.

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89215PFV MB89P215PFV	30-pin Plastic SSOP (FPT-30P-M02)	
MB89PV210CF	48-pin Ceramic MQFP (MQP-48C-P02)	

PACKAGE DIMENSIONS





FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0303 © FUJITSU LIMITED Printed in Japan